Abstract-In this paper, we consider how to apply the sequence space and the shift register generator (SRG) theories to distributed sample scrambling (DSS), which exhibits the best performance in scrambling of small frame-sized signals. We first consider how to predict scrambling sequences using their samples, which is a basic problem for a proper synchronization within the DSS systems. Then for DSS scramblers, we consider how to determine the scrambler SRG's and the sampling times for conveying information on the scrambling sequence; and for DSS descramblers, we consider how to determine the descrambler SRG's, the correction times, and the correction vectors for a proper synchronization. We further examine how to realize the scramblers and the descramblers with minimized circuit complexity. Finally, we demonstrate how to apply the results to DSS scramblers and descramblers for application in cell-based asynchronous transfer mode (ATM) transmission.
I. INTRODUCTION

D
ISTRIBUTED sample scrambling (DSS) is the most recently introduced scrambling technique that acquires synchronization by utilizing distributed samples taken from the shift register generators (SRG) in the scrambler and the descrambler [1] . Differently from the self-synchronous scrambling (SSS) [2] , the DSS generates the SRG sequence independently of the user data; and differently from the frame synchronous scrambling (FSS) [3] , the DSS continues scrambling without periodically resetting the SRG states. Therefore, the DSS exhibits the most efficient scrambling effect for small frame-sized signals among the three scrambling techniques. The DSS technique has been adopted in the cell-based asynchronous transfer mode (ATM) transmission within the BISDN, recently standardized by ITU-T [4] .
The structure of the DSS is as shown in Fig. 1 , and its operation is as follows. For scrambling and descrambling, an SRG-generated sequence is added to the corresponding input streams, respectively, in the scrambler and the descrambler, as for the case of the FSS. For synchronization, some samples of the scrambler SRG sequence are taken by the sampling function, and are conveyed to the descrambler in parallel with the scrambled bit stream. The descrambler compares them with its own generated samples, and if the two samples are different, it initiates a correction logic to change the descrambler SRG state such that the descrambler SRG can eventually get synchronized to the scrambler SRG.
For the synchronization of DSS, two fundamental conditions are necessary-the sample time condition that describes when to take samples from scrambling sequences, and the correction time and vector condition that describe when and how to correct the descrambler SRG state for synchronization [1] . The synchronization conditions provided in [1] are derived based on the assumption that the SRG's in the scrambler and descrambler pair are identical to each other. However, according to the sequence space and the SRG theories recently developed in [5] , an SRG sequence can be generated by different types of SRG's. This means that different types of SRG's may be used for the scrambler and descrambler within the same DSS system as long as they meet the relevant synchronization conditions. This testifies that the sequence space and the SRG theories can add a new dimension of insight to the design of the DSS.
Therefore, in this paper, we will examine the behaviors of the DSS in view of the sequence space and the SRG theories, and consider how to apply the theories in developing efficient synchronization arrangements. Further, we will discuss how to minimize the circuit complexity of the scrambler and the descrambler, and how to eliminate additional timing circuitry for generating the sampling times and the correction times.
The paper is organized as follows. We first consider how to predict the scrambling sequences using their samples in Section II. Then we consider how to efficiently realize the DSS scramblers and the DSS descramblers, respectively, in Sections III and IV. Next, we discuss how to eliminate additional timing circuitry in the scrambler and the descrambler in Section V, and finally, in Section VI, we demonstrate how to apply the results to the ATM-cell scrambling in the BISDN.
II. PREDICTION OF SCRAMBLING SEQUENCES
Based on the sequence space and the SRG theories described in [5] we examine the behaviors of scrambling sequences generated by SRG's, and consider how to predict the scrambling sequences using their samples. relation between the scrambling sequence and the SRG sequence vector or, more specifically, (4) is nonsingular for the state transition matrix taken similar to the companion matrix 2 Proof: We first prove the "if" part of the property. Let be a generating vector that makes nonsingular. Then, the vectors are linearly independent. Therefore, the degree of the lowest degree polynomial that meets (3) is or higher, and so by Property 1, the dimension of the scrambling space is or higher. However, since the dimension of the scrambling maximal space is should be the scrambling maximal space
That is, is a maximal generating vector. Now, we prove the "only if" part by contradiction. Suppose that there exists a generating vector such that is singular. Then, the vectors are linearly dependent. Therefore, the degree of the lowest degree of polynomial that meets (3) is less than and so by Property 1, the dimension of the scrambling space is less than However, this is a contradiction to the assumption that is a maximal generating vector.
Combining this property with Property 3, we can state that if an SRG is a smallest length SRG whose scrambling space is the sequence space its state transition matrix is similar to the companion matrix and its generating vector makes the discrimination matrix in (4) nonsingular.
So far, we have considered the scrambling space and the scrambling maximal space formed by scrambling sequences. On this basis, we now consider how to predict the scrambling sequence from their samples, assuming that the scrambling space is known.
We consider the scrambling sequence generated by an SRG whose scrambling space is the sequence space of dimension Since the scrambling sequence is an element of the scrambling space it can be completely determined if its initial state vector is known. Since the initial vector of the scrambling sequence is an vector, it is necessary for a valid prediction to be furnished with a minimum of samples of 2 For a sequence space V [9(x)] with the characteristic polynomial 9(x) = 6 L i=0 i x i ; the companion matrix is defined to be (5) where is the discrimination matrix defined by . . .
Therefore, the initial vector can be determined as follows.
Property 5: For a scrambling sequence generated by an SRG whose scrambling space is the sequence space of dimension the initial vector of the scrambling sequence can be determined from the sample vector formed by the samples taken at the sampling times by inverting (5) (i.e., if and only if the sampling times 's are chosen such that the discrimination matrix in (6) is nonsingular. Therefore, to predict the scrambling sequence from its samples, the sampling times 's should be chosen such that the corresponding discrimination matrix is nonsingular. We call such sampling times predictable sampling times. Note that in (6) depends only on the scrambling space and the sampling times 's, regardless of the state transition matrix and the generating vector of SRG.
III. SCRAMBLERS FOR DSS
We consider how to choose the state transition matrix and the generating vector for a DSS scrambler, and how to decide the sampling times 's when taking samples from the scrambling sequence
In the DSS, a PRBS is used for scrambling as in the case of the FSS. However, differently from the FSS, the scrambling sequence in the DSS varies depending on the initial state vector of the scrambler SRG. According to the definition of scrambling space, the scrambling sequence is an element of the scrambling space and according to [7] , a nonzero sequence in a primitive (sequence) space for a primitive polynomial is a PRBS. Therefore, any nonzero scrambling sequence generated by an SRG whose scrambling space is a primitive space becomes a PRBS. In other words, the scrambler SRG in the DSS always renders a primitive scrambling space. The following theorem describes how to choose the state transition matrix and the generating vector of scrambler SRG whose scrambling space becomes a primitive space 3 Note that e e e i denotes the basis vector whose ith element is 1 and the others are 0, for i = 0;1;1 11;L 0 1: Proof: The first part of the theorem is directly obtained by Property 3 since the state transition matrix of a BSRG for the primitive space is similar to and the second part can be easily proved by noting that a scrambling space is a subspace of the scrambling maximal space and a primitive polynomial is an irreducible polynomial.
Therefore, for the DSS scrambler employing the primitive scrambling space its state transition matrix should be chosen to be similar to but its generating vector can be chosen to be an arbitrary nonzero vector.
We now consider the sampling times 's of the scrambling sequence
In the DSS, since the scrambling sequence used in scrambling is predicted by its samples 's, the sampling times 's of the samples 's should be predictable sampling times. Therefore, we obtain the following theorem directly from Property 5.
Theorem 2 (Sampling Times): For a scrambling sequence whose scrambling space is the sequence space of dimension let be the sampling times of the th sample of the sample vector Then, if the sampling times 's are chosen such that the discrimination matrix in (6) is nonsingular, the scrambling sequence is determined by the relation (7) for the elementary sequence vector 4 otherwise, it is impossible to determine the scrambling sequence
The theorem means that the scrambling sequence is predicted by (7) only if the sampling times 's are predictable. Therefore, what is important for the DSS scrambler is to take the sampling times 's such that the discrimination matrix in (6) becomes nonsingular. Once this requirement is met, the descrambler can generate the scrambler SRG sequence by employing the relation in (7).
IV. DESCRAMBLERS FOR DSS
Assuming that the sampling times 's are taken to be predictable, we consider how to choose the state transition matrix and the generating vector of a descrambler SRG, and further, how to choose the correction times 's and the correction vectors 's to generate the predicted scrambling sequences. Among many possible choices of the descrambler SRG's, we consider the smallest length descrambler SRG which can be synchronized to the scrambling sequence With regard to the descrambler SRG structure, we get the following theorem directly from Property 3. 4 One of the fundamental properties of the sequence space V [9 9
9(x)] is that its elementary sequence vector E E E 9(x) can be inner-producted with the initial vector s s s to produce the sequence fs k g; i.e., fs k g = s s s t 1 E E E 9(x) : (4), and applying the relations we obtain which is nonsingular. Therefore, in (11b) is a maximal generating vector, which meets Theorem 3. Inserting into (8), we get the correction vectors 's in (11c).
V. DSS WITH MINIMIZED TIMING CIRCUITRY
In the DSS, timing circuits are necessary to generate clocks for the sampling and correction times. Moreover, additional timing circuits are needed to generate the clocks that indicate when the samples are actually transmitted. We call the time at which the sample is transmitted, the th sample transmission time. If samples are transmitted at the moment they are sampled, the sampling time itself becomes the sample transmission time. But, in general, the sample transmission time is decided depending on the available slots in the frame format, so in practice, it is impossible to change the sample transmission times arbitrarily. Consequently, timing circuitry is required to generate various kinds of clocks for the relevant storing and retrieval of samples, and such a timing circuit is usually complex. Therefore, in this section, we consider how to minimize the complexity of the related timing circuit.
A. Concurrent Sampling
Since the available slots for sample transmission are not changeable, we rather consider changing the sampling times to be identical to the sample transmission times. Then, additional timing circuitry for the generation of the sampling times will not be necessary because other timing circuits that readily exist to generate clocks for frame formatting can be utilized for this. However, this does not always work because the sampling times fitted to the available transmission slots may not be the predictable sampling times. Therefore, it does not provide a complete solution.
To completely solve the timing circuitry problem, we need to allow for independence between the sampling time and the sample transmission time, but instead, take the samples at the transmission times, yet keeping the effect of sampling at the desired predictable sampling times. We call this concurrent sampling as the sampling occurs concurrently with the sample insertion for transmission, which can be achieved by adopting the concept of a sampling vector introduced in [6] . According to this, the sampling vector is a vector describing the relation of the sample to the corresponding state vector i.e., and the sample taken at the sampling time using the sampling vector is identical to the sample taken at the sampling time using the sampling vector Therefore, in the DSS, the sample to be sampled at sampling time can be identically obtained at the sample transmission time if the sampling vector is switched to (12) since the original sampling vector used to be the generating vector
B. Immediate Correction
Differently from the case of the sampling times, we know from Theorem 4 that the correction times can be chosen arbitrarily. Therefore, we can arrange them to come immediately after the sampling times, thus eliminating the additional timing circuit needed to generate the correction times. We call such a correction scheme an immediate correction.
If we combine the immediate correction with the concurrent sampling, we can design descramblers that do not require any additional circuitry for the sampling time and correction time generation, or for the relevant sample storing and retrieval. In this arrangement, we can move the sampling times 's to the sample transmission times 's at the cost of the sampling vector generating circuit, and we can choose the correction times 's to be at no additional cost.
VI. APPLICATIONS TO ATM CELL SCRAMBLING
Now, we consider how to apply the results we have derived so far for an efficient design of DSS's to use in the cell-based ATM transmission environment.
A. Scrambling of Cell-Based ATM Signals
According to the ITU-T document [4] , in the scrambling of the cell-based ATM signal, the DSS employs the scrambling sequence in the primitive scrambling space of dimension
The 31 samples through taken from the scrambling sequence are conveyed to the descrambler over the header error control (HEC) field in the ATM cell header in unit of two samples per ATM cell, as illustrated in Fig. 2 . This implies that the th sample transmission times 's are 
Comparing the sampling transmission times 's and the sampling times 's, we find that the sample transmission time and the sampling time for an even-indexed sample do not coincide, while those for an odd-indexed sample do. That is, each even-indexed sample is transmitted after being stored for 211 bit times. In Fig. 2 , the sample indicates such an even-indexed sample which is transmitted at the sample transmission time but is taken at the sampling time ; and indicates the odd-indexed sample which is sampled and transmitted at time Therefore, if the scrambler SRG is chosen as the SSRG with the state transition matrix and the generating vector the scrambler for distributedsample scrambling of the cell-based ATM transmission signal can be drawn as in Fig. 3 . In the figure, we observe that two kinds of timing signals are required-one for generating the sample transmission times 's in (13), and the other for generating the sampling times 's in (14).
In order to check if the sampling times 's in (14) are predictable, we insert these and into (6) . Then, we obtain the discrimination matrix which is nonsingular. Therefore, the sampling times 's in (14) are predictable, so the DSS is synchronizable.
For the correction of the descrambler SRG, the correction times 's are supposed to be uniformly spaced such that Using these parameters, 6 we can obtain the descrambler in Fig. 4 . 7 In this descrambler, three different timing signals are required for generating the sample transmission times 's in (13), the sampling times 's in (14), and the correction times 's in (15), as indicated in the figure.
B. Equivalent DSS with Minimized Timing Circuitry
As discussed in the previous section, an equivalent DSS can be obtained by employing the concurrent sampling and the immediate correction, and the resulting DSS has a minimized timing circuitry because the timing circuits for generating the sampling times and the correction times are all eliminated.
If we choose the scrambler SRG with the state transition matrix and the generating vector 6 If the sampling times and the correction times are, respectively, uniformly spaced, there always exists the common correction vector such that and move the sampling times 's in (14) to the sampling transmission times 's in (13), then by (12), we obtain the sampling vectors and for the concurrent sampling. The resulting DSS scrambler is as shown in Fig. 5 . This descrambler requires a few more exclusive-OR gates than the scrambler in Fig. 3 , but does not require the timing circuit for generating sampling times.
In order to eliminate the timing circuits in the descrambler, we first adopt the immediate correction. For this, we choose the correction times (18) Then, inserting the nonsingular matrix whose th column is (19) Now, we move the sampling times 's in (14) to the sample transmission times 's in (13). Then, by (12), we obtain the sampling vectors and for the concurrent sampling. The resulting DSS descrambler is as depicted in Fig. 6 . From the figure, we observe that the timing pulses generating the sampling and correction times in Fig. 4 are not necessary any longer. Note that the scrambler in Fig. 5 and the descrambler in Fig. 6 are equivalent to those in Figs. 3  and 4 , respectively.
VII. CONCLUSION
In this paper, we have discussed how to efficiently design the DSS scramblers and descramblers by applying the sequence space and the SRG theories. We first considered how to predict scrambling sequences using their samples, and then considered how to realize the DSS scramblers and descramblers with minimized circuit complexity. Combining the results, we demonstrated how to design DSS scramblers and descramblers with a minimized timing circuitry for application in the cell-based ATM transmission.
For a proper synchronization within the DSS systems, it is fundamental to be able to predict the scrambling sequence from the conveyed samples. As a means to seek the answer, we introduced the concept of the scrambling space, and investigated various properties of the scrambling sequence based on the scrambling space concept. As a consequence, we reached the conclusion that the sampling times should be chosen such that the relevant discrimination matrix becomes nonsingular. For such predictable sampling times, the initial vector of the objected scrambling sequence can be predicted by the equation
In the DSS, a PRBS is used for scrambling as in the case of FSS, so the scrambling space renders a primitive space. Therefore, according to Theorem 1, the state transition matrix of the DSS scrambler should be chosen to be similar to the companion matrix but its generating vector can be chosen among any nonzero vectors. The scrambling sequence in the DSS can be determined from the samples through Theorem 2 if the sampling times are taken to be predictable, and cannot be determined otherwise.
Aside from the state transition matrix the generating vector and the sampling times 's, the correction vectors 's and the correction times 's are additionally required for the DSS descrambler. According to Theorem 3, and of the descrambler are not necessarily the same as and for the scrambler as long as is similar to and is maximal. In contrast to the selection of sampling times, there is no restriction on the selection of correction times, and the related correction vectors are determined through Theorem 4. In practical design of a DSS descrambler, the three core parameters and 's can be determined by inserting an arbitrary nonsingular matrix to the equations listed in Theorem 5. For an efficient descrambler design, however, repeated trials are necessary for an optimal choice of the matrix itself.
For an efficient DSS design, it is crucial to minimize the complexity of the timing circuits. Since the sample trans- mission times are basically necessary for the actual sample transmission, it is desirable to be able to eliminate the circuits for the sampling and the correction time generation. This desire is completely satisfied by adopting the concept of concurrent sampling and immediate correction. That is, we move the sampling times to the sample transmission times, yet keeping the effect of sampling at the original sampling times(concurrent sampling), and for this, we adopt the concept of a sampling vector introduced in [6] to ensure the predictability of the new sampling times. Likewise, we move the correction times to the positions immediately following the sample transmission times(immediate correction), which can be done without any additional arrangement due to the arbitrariness of the correction times.
The applications of the sequence space and the SRG theories, therefore, have added a new dimension to the design of the DSS system by setting it free to take the state transition matrix and the generating vector for the descrambler differently from those for the scrambler, and by making it free to move the sampling and correction times to any desired positions. The design freedom thus obtained enables us to design DSS scramblers and descramblers in very efficient ways, which is well demonstrated in the ITU-T recommended DSS system design for cell-based ATM transmission. As a practical outcome of this work, we can now use the scrambler and the descrambler, respectively, in Figs. 5 and 6 instead of those, respectively, in Figs. 3 and 4 , with the timing circuits for the generation of sampling pulses and the correction pulses completely eliminated.
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